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Optimal and Robust Saturated Control for a Clock Generator
C. Albea S. Lesecq and D. Puschini
Abstract—Fine-grain Dynamic Voltage and Fre-
quency Scaling (DVFS) is becoming a requirement for
Globally-Asynchronous Locally-Synchronous (GALS)
architectures. However, the area overhead of adding
voltage and frequency control engines in each volt-
age/frequency island must be taken into account to
optimize the circuit. This paper focuses on the control
for the frequency actuator. An optimal and robust
saturated control law, with a minimum hardware
implementation area is proposed for a Clock Gen-
erator, taking into account the delay introduced by
the sensor. This controller is designed with Lyapunov-
Krasovskii theory that ensures asymptotic stability,
disturbance rejection as well as system robustness
with respect to delay presence and parameter uncer-
tainties. The closed-loop system presents a regional
stabilization due to the actuator saturation. An esti-
mation of a maximum attraction domain is provided.
The performance achieved with this controller are
shown in simulation.
I. Introduction
The continuous increase in clock frequency together
with technology scaling has made the distribution of
a single global clock over a digital chip tremendously
difficult. Globally Asynchronous Locally Synchronous
(GALS) design alleviates the problem of clock distribu-
tion by having multiple clocks, each one being distributed
on a small area of the chip. An architecture with different
clock frequency domains appears as a natural enabler
for fine-grain power-aware architectures. Actually, power
consumption is a limiting factor in Very Large Scale
Integration (VLSI), especially for mobile applications.
Voltage-Frequency Islands (VFI) [1] have proven to be
highly effective to reduce the power consumption of the
chip while meeting the performance requirements [2].
The key idea behind local DVFS is to control at fine
grain the supply voltage and the frequency of an island at
runtime to minimize its power consumption of the island
considered while satisfying the computation/throughput
constraints [3].
DVFS techniques mainly rely on two ‘actuators’. These
actuators need to be dynamically controlled in order
to reduce the power consumption while maintaining the
required performance. More precisely, the control policy
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must be carefully designed in order to achieve high power
efficiency at low area cost. The voltage actuator fixes the
supply voltage of the VFI. It can be a classical buck
converter [4] or a discrete Vdd-hopping converter [5],
[6]. The frequency actuator is supposed to be a Clock
Generator.
An important issue of technology scaling is the in-die
and die-to-die process variability (P-variability). As a
consequence, each VFI performance and optimal func-
tional frequency will strongly differ from place to place
within the chip. These changes are also induced by Volt-
age and Temperature variations (VT-variability) over
time. Therefore, the optimum functional and energetic
point of the whole circuit can be found if VFI number i
has its functioning frequency in the range [Fmin,i, Fmax,i]
[7]. If the clock is generated for the whole circuit, and
distributed in each VFI, the maximum acceptable fre-
quency (i.e. that will ensure no timing fault for any
VFI) will be Fmax,i = min{Fmax,i, ∀i}, leading to a
suboptimal circuit functioning. Therefore, the clock is
locally generated and controlled by a Clock Generator
according to Process, Voltage and Temperature (PVT)
variations.
The main objective of this paper is to design a control
law for the Clock Generator (see Fig.1) taking into
account the next objectives:
• robustness with respect to PVT variations;
• low cost implementation;
• saturation;
• delay consideration and
• exogenous disturbance rejection.
Therefore, the designed controller must not only guaran-
tee the set-point stabilization, but also other criterions.
An optimal and robust saturated control law for the
Clock Generator is proposed in discrete time. The system
is rewritten into a suitable state-space representation
to formulate a robust H∞ control problem that can
be solved using Lyapunov-Krasovskii theory [8]. In this
process, the saturation in the actuator input is considered
[9]. The designed controller guarantees asymptotic sta-
bility, disturbance rejection as well as robustness of the
system with respect to delays and uncertain parameters.
The problem is expressed in terms of Linear Matrix
Inequalities (LMIs). Likewise, an attraction domain is
estimated in such a way that a regional stabilization
for the saturated control is guaranteed. The robustness
properties of the closed-loop system are confirmed by
simulations.
The rest of this paper is organized as follows: in Section
II, the error equation of the circuit model is derived as
well as its properties. The robustness problem statements
are presented in Section III. Likewise, in Section IV, the
stabilization of the time-delay system is performed. This
result is extended for a robust control design in Section
V. An optimization procedure is proposed in Section VI.
The control gains are computed in Section VII, being
confirmed by simulations in Section VIII. The paper
closes with a section of conclusion.
Notation. For a given x ∈ R,
satMm (x) ,
{
M if x > M
x if m ≤ x ≤M
m if x < m.
and round(x) is the nearest integer to x. For a given set
S, Co(S) denotes the convex hull of set S. ∆ζ , ζ+−ζ−,
where ζ+ and ζ− are respectively ζ(k+ 1) and ζ(k), i.e.,
the value of ζ in two consecutive sampling times. Finally,
L2 is the space of {xk} with ‖xk‖22 ,
∑∞
k=0 x
T
k xk <∞.
II. Error equation of the Clock Generator
The main blocks of the Clock Generator considered
in this paper are a digital to analog converter (DAC),
a Voltage Controlled Oscillator (VCO) that provides at
its output a frequency f(t), a sensor to measure this
frequency and a controller that contains a frequency
comparator between the targeted frequency, fr, and the
output frequency and some ‘intelligent controller’. Note
that this structure is similar to the one of a Digital
Frequency-Locked Loop. Figure 1 shows a sketch of the
Clock Generator.
Controller VCO
Sensor
ek−h uk−h f(t)
fr
fk−h
Ks
fk
KV CO, b,K1, K2
+
−
z−h
Ks DAC
DCO Bw
+
+
d(t)
KDCO
R,C
Fig. 1: Clock Generator block diagram.
The main blocks of this Clock Generator are modeled
through design considerations and accurate simulations.
The VCO can be modeled as a RC circuit [10]. Indeed,
it can be approximately modeled as
f˙(t) = −f(t)
RC
+KV COu(t−τ)+b+Bwd(t), τ = h(tk+1−tk)
where f ∈ R1 is the analog frequency output, u is
a control signal, d is a L2 disturbance and KV CO and
Bw are constant. R and C represent the resistive and
capacitive components, respectively, of the circuit, and b
is an offset.
This model is approximately discretized, in such a way
that the whole Digitally-Controlled Oscillator (DCO) is
modeled by :
fk+1 = (1− ρTs)fk +KDCOTsuk−h + bTs +BwTsdk
where Ts is the sampling period, KDCO is the gain of the
whole DCO and ρ , 1RC .
Defining ek , fr− fk, where fr is the reference signal,
the error equation is
ek+1 = (1−ρTs)ek−KDCOTsuk−h+ρTsfr−bTs−BwTsdk.
(1)
A controller proposed for this system is given by
uk−h = satu¯Mu¯m {uk−h−1 +Kxk−h} , (2)
where h is the size of the constant delay introduced by
the sensor, xk−h , [ek−h ek−h−1]T and K , [K1 K2].
Note that the controller proposed presents a simple
enough structure to be implemented in hardware. This
property is very important in SoCs [11].
III. Problem statement
The problem statement is formulated. The closed-loop
system (1) is rewritten in a state-space form taking into
account the delay, saturation, uncertain parameters and
any exogenous disturbance.
Parameters R, C, Ts and KDCO can be considered
uncertain. Their corresponding uncertainty intervals are
• R ∈ [Rm, RM ],
• C ∈ [Cm, CM ],
• Ts ∈ [Tms , TMs ],
• KDCO ∈ [KmDCO,KMDCO].
Consequently, the main objective is to find the optimal
gain K, in such a way that, Control (2) is robust with
respect to delays as well as parameter uncertainties. Like-
wise, this optimal K must guarantee asymptotic stability
and disturbance rejection for the known constant delay
h.
A. Alternative representation for the saturated control
(2) and the error equation (1)
Firstly, some lemmas are given to rewrite the saturated
control (2) in an alternative form.
Define χ ,
[
uk−1−h1
xk−h
]
. Note, from Eq.(1), uk−1−h1
directly depends on xk = [ek, ek−1].
Lemma 1: [12], let K,G ∈ R1×2 be given. For all,
χk−h ∈ R1×3, if χk−h ∈ {χk−h ∈ R1×3 : [1 G]χk−h ∈
[1 N ]}, then
satN1 {[1 G]χk−h} ∈ Co {[1 K]χk−h, [1 G]χk−h} .

Lemma 2: Assume that there exists G ∈ R1×2, c > 0
and Ψ , diag{ρ, P1}, where P1† > 0 ∈ R2, ρ > 0 ∈ R1
such that for any χk−h ∈ X, where
X =
{
χk−h : χTk−hΨχk−h ≤ c−1
}
, (3)
†P1 is a positive matrix defined to guarantee system stability.
then, 1 < uk−1−h1 +Gxk−h < N , and Control (2) admits
the following representation
uk−h1 = [αk(uk−1−h1 +Kxk−h)
+(1− αk)(uk−1−h1 +Gxk−h)]
= [uk−1−h1 + αkKxk−h + (1− αk)Gxk−h)]
= [uk−1−h1 + u¯k−h] ,
where u¯k−h , (αkK + (1 − αk)G)xk−h with αk ∈ [0, 1],
for all k > 0. 
Then, Eq. (1) can be rewritten as
ek+1 = (1− ρTs)ek − bTs + ρTsfr −BwTsdk
−KDCOTs (uk−1−h1 + u¯k−h) (4)
B. State-space representation
The saturated control law and error equation, as rede-
fined above, allow system (1) rewrite it in a state-space
form. From Eq. (1),
uk−h =
−ek+1 + (1− ρTs)ek + ρTsfr − bTs −BwTsdk
KDCOTs
,
and, therefore
uk−h−1 =
−ek + (1− ρTs)ek−1 + ρTsfr − bTs −BwTsdk−1
KDCOTs
which substituted in (4) gives
ek+1 = (2− ρTs)ek + (ρTs − 1)ek−1 −KDCOTsu¯k−h
+ TsBw(dk − dk−1) (5)
From Lemma 1 and 2, Eq. (5) can be rewritten in the
following matrix form:
xk+1 = Axk +Bu¯k−h + B¯wwk (6)
where wk , [dk dk−1]T ,
A ,
[
2− ρTs ρTs − 1
1 0
]
, B ,
[−KDCOTs
0
]
,
B¯w ,
[
Tsbw −Tsbw
0 0
]
.
C. Stability and disturbance rejection problem
Equation (6) can be rewritten in the following explicit
closed-loop form, in such a way that a H∞ problem can
be formulated.
xk+1 =Axk +B(αkK + (1− αk)G)xk−h + B¯wwk, (7)
xl = φl, ∀l ∈ [−h, 0] (8)
zk = I2xk, (9)
where xk, zk, wk ∈ R2 are the state vector, controlled
output and exogenous disturbance input, respectively. φl
is the initial condition and h ≥ 0 ∈ R is a fixed and
known delay.
Problem 1: The problem is to find X(P1, c), vector G
and K, such that
a) Lemma 2 holds and, hence, the closed-loop system
(7), and
b) there exists a Lyapunov-Krasovskii functional Vk >
0 such that Vk+1 − Vk along the solution of (7)
fulfills
Vk+1 − Vk < 0, (10)
when the system is not perturbed, and for any
disturbance input, there exists a minimum distur-
bance attenuation, γ∗ ≥ 0, such that, for all γ ≥ γ∗
the L2 gain between the disturbance vector wk and
the output vector zk is less or equal to γ. i.e.
‖zk‖22 − γ2‖wk‖22 < 0, ∀wk ∈ L2
for φl = 0, −h ≤ l ≤ 0. (11)
The solution to this problem guarantees the asymp-
totic convergence, system stability as well as the distur-
bance rejection for the time-delay system (7)–(9).
IV. H∞ control design
In order to cope with Problem 1 a mathematical
manipulation of Eq. (7) is performed via a descriptor
model transformation [13]. The descriptor approach is
a variable change, which makes easier to work with
Lyapunov-Krasovskii functional [8].
A. Descriptor model transformation
Equation (7) is manipulated in order to achieve the
previous objectives. A descriptor model transformation
is applied.
Considering yk , xk+1 − xk, ψk ,
∑k−1
i=k−h yi, Eq.
(7) is rewritten in the descriptor form [13]:[
xk+1
0
]
=[
yk + xk
−yk +Axk − xk +B(αkK + (1− αk)G)xk−h + B¯wwk.
]
From xk−h = xk − ψk, this system can be compactly
written as:
Ex¯k+1 = A¯x¯k −
[
0
B(αkK + (1− αk)G)
]
ψk +
[
0
B¯w
]
wk,
(12)
where
A¯ ,
[
I2 I2
A+B(αkK + (1− αk)G)− I2 −I2
]
E , diag{I2, 02}, x¯k ,
[
xk
yk
]
.
B. Condition for state-space representation
Condition a) of Problem 1 is satisfied, if
1 < uk−1−h1 +Gxk−h < N, ∀χk−h ∈ X (13)
given in (3) is guaranteed.
Subtracting N+12 in inequality (13) and from [14], it is
seen that, it is necessary satisfy
2N − 2>N(1 + cxTk−hP1xk−h + cuTk−1−hρuk−1−h)− 2
> 4uk−1−h + 4Gxk−h − 2(N + 1) (14)
From Lemma 2, relationships (14) correspond to 1uk−1−h1
xTk−h
T  3N −2 −2G−2 cNρ 0
−2GT 0 cNP1
 1uk−1−h1
xk−h
 > 0
(15)
This inequality is satisfied if c −2 −2Y−2 ρ3N2 0
−2Y T 0 3N2P¯1
 > 0 (16)
Note that this LMI is equivalent to (15) by means of em-
ploying the Schur’s complement, defining Y , GQ1 with
Q1 ∈ R2 which is Hermitian, applying P¯1 = Q1P1Q1 and
pre- and post-multiplying by diag{1, 1, Q1}.
C. Control design
Now, condition b) of Problem 1 can be formulated in
terms of Linear Matrix Inequalities (LMIs) [8]. Fulfill-
ment of conditions (10) and (11) is looked for.
Assumption 1: There exists a Lyapunov function Vk,
with condition (10) and a γ, such that,
Vk+1 − Vk + zTk+1zk+1 − γ2(wTk wk) ≤ ζTΓζ < 0. (17)
where ζ , [x¯k ψk wk]T is an augmented state vector
and Γ ∈ R4×4 is a symmetric matrix.
Define P ,
[
P1 P2
P2 0
]
, being P2 Hermitian.
The function Γ is obtained defining the next
Lyapunov-Krasovskii candidate
Vk = V1,k + V2,k + V3,k, (18)
being
V1,k = x¯
T
kEPEx¯k (19)
V2,k =
h∑
n=1
k−1∑
i=k−n
yTi Ryi, R > 0 (20)
V3,k =
k−1∑
i=k−h
xTi Sxi, S > 0, (21)
where V1,k guarantees asymptotic stability of system
(12) without delays. Delay-dependent as well as delay-
independent criteria are considered in V2,k and V3,k,
respectively [8], [15].
Next, a sufficient condition for asymptotic stability
and disturbance rejection is derived.
Theorem 1: Consider system (7)–(9) with energy-
bounded wk and control law u¯k−h = αkKxk−h + (1 −
αk)Gxk−hwhere h > 0 ∈ R is a known constant delay
and K,G ∈ R1×2. If there exist S,R ∈ R2×2 such that
P1 > 0, (22)
Γk < 0 (23)
LMIs (16)
where Γk is defined in (24) found at the top of next page,
then the equilibrium of the closed-loop system (7)–(9) is
asymptotically stable and there is a value γ∗ such that
for γ < γ∗ condition (11) is fulfilled.
Proof: The goal is to satisfy Vk+1 − Vk + zTk zk −
γ2wk
Twk < 0 for both disturbance rejection and asymp-
totic stability of the equilibrium for system (12).
Lyapunov-Krasovskii method yields:
V1,k+1 − V1,k = x¯Tk+1EPEx¯k+1 − x¯TkEPEx¯k
=
{
x¯Tk A¯
T − ψTk [0 αkKTBT + (1− αk)GTBT ]+
+ wk[0 B¯
T
w ]
}
P
{
A¯x¯k −
[
0
αkBK + (1− αk)BG
]
ψk
+
[
0
B¯w
]
wk
}
− x¯TkEPEx¯k = x¯Tk [A¯TPA¯− EPE]x¯k
− x¯Tk A¯TP
[
0
αkBK + (1− αk)BG
]
ψk
−ψTk [0 αkKTBT + (1− αk)GTBT ]PA¯x¯k
− x¯Tk A¯TP
[
0
B¯w
]
wk + wk[0 B¯
T
w ]PA¯x¯k.
From (20) and Jensen Inequality [16]:
V2,k+1 − V2,k = hyTk Ryk −
h∑
n=1
yTk−nRyk−n
≤ x¯Tk
[
0 0
0 hR
]
x¯k − 1
h
ψTk Rψk
Finally,
V3,k+1 − V3,k = xTk Sxk − xTk−hSxk−h
= xTk Sψk + ψ
T
k Sxk − ψTk Sψk
These developed expressions are applied to inequality
(17), in such a way that the LMIs (23) are obtained.
V. Robust control
The uncertain parameters given in Section III are now
taken into account, at the same time that stability as
well as disturbance rejection for the time-delay Vdd-
hopping system are ensured. For this reason, Theorem
1 is extended in the case of polytopic uncertainties.
Denote Ω , [A B αk] and assume that Ω ∈
Co{Ωj , j = 1, ..., 16}, namely
Ω =
n∑
j=1
λjΩj , 0 ≤ λj ≤ 1,
n∑
j=1
λj = 1
and being the vertices of the polytope described by Ωj =
[A(j) B(j) α
(j)
k ] for j = 1, ..., 16.
Pre- and post-multiplying LMI (23) by Q =
diag{Q1, Q1, Q1, I2} and taking Q1 = P−12 > 0 and
P¯1 = Q1P1Q1, R¯ = Q1RQ1, S¯ = Q1SQ1, the following
sufficient condition is achieved.
Theorem 2: Consider system (7)–(9) with energy-
bounded wk and control law u¯k−h = αkKxk−h + (1 −
αk)Gxk−h for αk ∈ [0, 1], where h ≥ 0 ∈ R is a known
constant delay and K,G ∈ R1×n. If there exist T, Y ∈
Γk ,
A¯
TPA¯− EPE + diag{I2, hR} −A¯TP
[
0
BαkK + (1− αk)G
]
+
[
S
0
]
A¯TP
[
0
B¯w
]
∗ − 1hR− S 0∗ ∗ −γ2I2
 (24)
Rn×1 and Q1 ∈ Rn×n with K = TQ−11 , G = Y Q−11 and
R¯, S¯ > 0 ∈ Rn×n for j = 1, ..., 16 such that
P¯1 > 0 (25)
Γ¯(j) < 0 j = 1, ...., 16, (26)
LMIs (16)
being Γ¯(j) defined in (27) found at the top of next page,
are satisfied. Then, in the vertices i and j, the equilibrium
is asymptotically stable as well as the disturbances are
rejected in the entire polytope.
Proof: This is an extension of Theorem 1 for poly-
topic uncertainties with some mathematical manipula-
tions. Therefore, this theorem proof follows Theorem 1
proof.
Remark 1: This robust control tuning method is con-
servative due to the definition of matrix P , as well as,
the attraction domain, X.
Corollary 1: Gain K, obtained from T and Q1 in The-
orem 2, fulfills Theorem 1 and consequently guarantees
both robust stability and robust disturbance rejection for
a fixed delay.
VI. Optimal and Robust control
In order to obtain a maximum attraction domain, i.e.
minimum c, and for the disturbances to be effectively
rejected (i.e. minimum γ), an optimal control problem is
formulated.
Assumption 2: There exists a functional cost
J , xk+1P1xk+1 + ‖zk+1‖22 − γ2‖wk‖22
The first term on the right side quantifies the size of the
attraction domain and the other terms the disturbance
attenuation.
Lemma 3: Suppose that Assumptions 1 and 2 are
fulfilled, Then the optimal controller gain K for Problem
1 can be found by:
Minimize −J
subject to:
Γ¯(j) < 0
P¯1 > 0.
LMIs(j)(16) j = 1, ..., 16.
Proof: The optimal Problem 1 is solved by Lemma
1 if condition (11) is fulfilled [17].
For wk 6= 0 and under zero initial conditions
Vk+1 − Vk ≤ −zTk+1zk+1 + γ2wTk wk.
The summation of both side is
Vk+1 − V0 ≤ −
k+1∑
k=0
zTk+1zk+1 + γ
2
k∑
k=0
wTk wk.
For k →∞, under the zero initial condition V0 = 0 and
the positive definitiveness of the Lyapunov function, it is
proved that
∞∑
k=0
zTk+1zk+1 ≤ γ2
∞∑
k=0
wTk wk ⇒
‖zk+1‖22 ≤ γ2‖wk‖22.
Corollary 2: The optimal gain K, obtained applying
Lemma 3 guarantees both robust stability and robust
disturbance rejection and provides a maximum attrac-
tion domain.
VII. Optimal and robust control result
In this section, the robust control gains for Control
(2) are computed. For the control signal u¯m = 0.6V and
u¯M = 1.1V , b = −26MHz and h = 1. bw = 10 was taken,
for any exogenous disturbance. The uncertain parameters
take the following ranges:
• C ∈ [2, 4]nF ,
• R ∈ [5, 10]Ω,
• KDCO ∈ [10, 1000]MHz/LSB,
• Ts ∈ [20, 30]ns.
From Lemma 3, it comes that
K1 = 0.8 K2 = −0.8.
Likewise γ = 0.025, c = 0.9, G =
[
0.0747 −0.0732]
and P1 =
[
0.0062 −0.0062
−0.0062 0.0062
]
.
Note that even if the control constant tuning is con-
servative, there is a feasible solution.
VIII. Simulation Results.
In this section, some simulations show the robustness
of the optimal and robust saturated control law proposed
for the Clock Generator. For these simulations, the data
given above are taken.
Figure 2 shows some simulation results when the sys-
tem parameters are changed:
syst 1: KDCO = 0.04
GHz
LSB , R = 5Ω, C = 2 · 10−9F , Ts = 20ns,
syst 2: KDCO = 0.14
GHz
LSB , R = 5Ω, C = 2 · 10−9F , Ts = 20ns,
syst 3: KDCO = 0.04
GHz
LSB , R = 10Ω, C = 410
−9F , Ts = 20ns,
syst 4: KDCO = 0.04
GHz
LSB , R = 5Ω, C = 2 · 10−9F , Ts = 30ns.
‘syst 1’, ‘syst 3’ and ‘syst 4’ are superposed. Note that
the four systems converge to the set-point, showing the
system robustness.
Finally, note in Fig. 3 that the control law rejects an
added exogenous disturbance, as expected.
Γ¯(j) ,

Γ¯
(j)
1 Γ¯
(j)
2 −α(j)k B(j)T − (1− α(j)k )B(j)Y + S¯ B¯wQ1
∗ P¯1 − 2Q1 + hR¯ −α(j)k B(j)T − (1− α(j)k )B(j)Y B¯wQ1
∗ ∗ − R¯h − S¯ 0∗ ∗ ∗ −γ2Q1
 , j = 1, ..., 16. (27)
where
Γ¯
(j)
1 ,Q1A(j)
T
+A(j)Q1 − 2Q1 + α(j)k TTB(j)
T
+ (1− α(j)k )Y TB(j)
T
+ αB
(j)
k T + (1− α(j)k )B(j)Y + I2IT2
Γ¯
(j)
2 , P¯1 +Q1A(j)
T − 2Q1 + α(j)k TTB(j)
T
+ (1− α(j)k )Y TB(j)
T
,
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Fig. 2: Evolution of the output frequency for four differ-
ent systems.
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Fig. 3: Exogenous disturbance added to ‘syst 1’.
IX. Conclusions
In this paper an optimal and robust saturated con-
troller was designed for a time-delay Clock Generator.
The system is rewritten in a suited state-space represen-
tation, such that an optimal and robust H∞ problem can
be formulated to tune the control gains. This problem is
dealt with Lyapunov-Krasovskii theory, which provides
some stability conditions through Linear Matrix Inequal-
ities (LMIs). Consequently, robust equilibrium stability
as well as robust disturbance rejection under parameter
uncertainties are ensured for the time-delay system. The
method also takes into account the control saturation es-
timating a maximum attraction domain. The closed-loop
system robustness is exemplified by means of simulations.
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